Home » Computer Arithmetic and Verilog HDL Fundamentals
Product Image

Computer Arithmetic and Verilog HDL Fundamentals

Joseph Cavanagh
€241.80
Quantity:
In stock with our UK publisher. 14-28 days
Delivery/Collection within 10-20 working days
14 days return policy Shipping & Delivery
2s Complement
A01=Joseph Cavanagh
Additional Topics in Computer Arithmetic
advanced computer arithmetic modeling
Author_Joseph Cavanagh
BCD Adder
Behavioral Design Module
Biased Exponent
binary arithmetic operations
Boolean algebra techniques
Carry Lookahead Adder
Category=UYA
Category=UYF
Dataflow Module
digital circuit analysis
Diminished Radix Complement
eq_bestseller
eq_computing
eq_isMigrated=1
eq_isMigrated=2
eq_nobargain
eq_non-fiction
Fixed-Point Division
Fixed-Point Subtraction
floating-point computation methods
Full Adder
hardware simulation tools
High Order Bit
High Order Half
Introduction to Verilog HDL
Karnaugh Map
Low Order Bit
Minterm Location
Moore Machine
Number Systems and Number Representations
Partial Remainder
Previous Partial Remainder
Radix Point
sequential logic design
Sign Magnitude Notation
Single Precision Format
Structural Design Module
Table Lookup Method
Test Bench
Test Bench Module
True Subtraction
Verilog Hdl

Product details

  • ISBN 9781439811245
  • Weight: 1970g
  • Dimensions: 178 x 254mm
  • Publication Date: 24 Nov 2009
  • Publisher: Taylor & Francis Inc
  • Publication City/Country: US
  • Product Form: Hardback
Secure checkout Fast Shipping Easy returns
Description

Verilog Hardware Description Language (HDL) is the state-of-the-art method for designing digital and computer systems. Ideally suited to describe both combinational and clocked sequential arithmetic circuits, Verilog facilitates a clear relationship between the language syntax and the physical hardware. It provides a very easy-to-learn and practical means to model a digital system at many levels of abstraction.

Computer Arithmetic and Verilog HDL Fundamentals details the steps needed to master computer arithmetic for fixed-point, decimal, and floating-point number representations for all primary operations. Silvaco International’s SILOS, the Verilog simulator used in these pages, is simple to understand, yet powerful enough for any application. It encourages users to quickly prototype and de-bug any logic function and enables single-stepping through the Verilog source code. It also presents drag-and-drop abilities.

Introducing the three main modeling methods—dataflow, behavioral, and structural—this self-contained tutorial—

  • Covers the number systems of different radices, such as octal, decimal, hexadecimal, and binary-coded variations

  • Reviews logic design fundamentals, including Boolean algebra and minimization techniques for switching functions

  • Presents basic methods for fixed-point addition, subtraction, multiplication, and division, including the use of decimals in all four operations

  • Addresses floating-point addition and subtraction with several numerical examples and flowcharts that graphically illustrate steps required for true addition and subtraction for floating-point operands

  • Demonstrates floating-point division, including the generation of a zero-biased exponent

Designed for electrical and computer engineers and computer scientists, this book leaves nothing unfinished, carrying design examples through to completion. The goal is practical proficiency. To this end, each chapter includes problems of varying complexity to be designed by the reader.
About Joseph Cavanagh

Joseph Cavanagh is an adjunct professor in the computer engineering department at Santa Clara University in California.

More from this author