Reconfigurable Computing Systems Engineering

Regular price €173.60
Quantity:
In stock with our UK publisher. 14-28 days
Delivery/Collection within 10-20 working days
14 days return policy Shipping & Delivery
A01=Lev Kirischian
adaptive hardware systems
Age Group_Uncategorized
Age Group_Uncategorized
architecture virtualization
Author_Lev Kirischian
automatic-update
Category1=Non-Fiction
Category=UYF
Configurable Logic Blocks
Configuration Bus
Configuration Cache
Configuration Frames
Configuration Memory
Configuration Memory Cells
Configuration Port
Configuration Scheme
COP=United States
Cycle Time
Daisy Chain Configuration
Data Execution Process
Delivery_Delivery within 10-20 working days
Dynamically Reconfigurable Computing System
embedded systems engineering
eq_bestseller
eq_computing
eq_isMigrated=2
eq_nobargain
eq_non-fiction
Execution Time
Field Programmable Gate Array
FPGA
FPGA architecture virtualization techniques
FPGA Device
Functional Segment
Hardware Overhead
hardware synthesis
Intellectual Property Block
Intellectual Property Core
IP Block
IP Core
Language_English
PA=Available
Partial Dynamic Reconfiguration
Power Consumption
PR
Price_€100 and above
PS=Active
Rapid Adaptation to Multi-Parametric Constraints
Rapid Multi-Parametric Optimization
RCS
Reconfigurable Computing System
Reconfigurable Computing System Application
Reconfigurable Computing System Architecture
Reconfigurable Computing System Case Studies
Reconfigurable Computing System Component
Reconfigurable Computing System Design
Reconfigurable Computing System Development
Reconfigurable Computing System Engineering
Reconfigurable Computing System Example
Reconfigurable Computing System Hardware
Reconfigurable Computing System Implementation
Reconfigurable Computing System on Chip
Reconfigurable Computing System Optimization
Reconfigurable Computing System Organization
Reconfigurable Computing System PCB Layout
Reconfigurable Computing System Platform
Reconfigurable Computing System Printed Circuit Board Layout
Reconfigurable Computing System Prototyping
Reconfigurable Computing System Synthesis
Reconfigurable Computing System Verification
Reconfigurable Computing System Virtualization
Reconfiguration Time
resource allocation methods
RISC Processor
Runtime Reconfigurable Computing System
Runtime Reconfiguration
SoC
softlaunch
SoPC
Spatial Partitioning Mechanism
System on Chip
system on chip design
System on Programmable Chip
Task Algorithm
Task Segments
Temporal Partitioning Mechanism
Virtual Component
Virtual Computing
Virtual Computing Architecture
Virtual Hardware
Virtual Processor
Xilinx Virtex-6 FPGA

Product details

  • ISBN 9781439856215
  • Weight: 814g
  • Dimensions: 156 x 234mm
  • Publication Date: 24 May 2016
  • Publisher: Taylor & Francis Inc
  • Publication City/Country: US
  • Product Form: Hardback
  • Language: English
Secure checkout Fast Shipping Easy returns

Reconfigurable Computing Systems Engineering: Virtualization of Computing Architecture describes the organization of reconfigurable computing system (RCS) architecture and discusses the pros and cons of different RCS architecture implementations. Providing a solid understanding of RCS technology and where it’s most effective, this book:

  • Details the architecture organization of RCS platforms for application-specific workloads
  • Covers the process of the architectural synthesis of hardware components for system-on-chip (SoC) for the RCS
  • Explores the virtualization of RCS architecture from the system and on-chip levels
  • Presents methodologies for RCS architecture run-time integration according to mode of operation and rapid adaptation to changes of multi-parametric constraints
  • Includes illustrative examples, case studies, homework problems, and references to important literature

A solutions manual is available with qualifying course adoption.

Reconfigurable Computing Systems Engineering: Virtualization of Computing Architecture offers a complete road map to the synthesis of RCS architecture, exposing hardware design engineers, system architects, and students specializing in designing FPGA-based embedded systems to novel concepts in RCS architecture organization and virtualization.

Lev Kirischian, Ph.D, P.Eng, Member IEEE, has been affiliated with Ryerson University, Canada for 18 years. His research involves dynamically reconfigurable computing systems, automated architectural synthesis of data-stream processors, and workload-adaptive and self-healing reconfigurable architectures. He participated in the research and development of the first-generation Soviet supercomputers with reconfigurable architectures in the 1980s, FPGA-based segment of COFDM modulation technology for digital audio/video broadcasting systems for satellite and terrestrial networks (used in the SiriusXM satellite radio network), workload adaptive and self-restorable space-borne embedded computer platforms, and 3D-panoramic machine vision systems, among other technologies. In the last decade, he has developed and taught several courses associated with high-performance and reconfigurable computing as well as high-level synthesis of application-specific processors.

More from this author