VLSI Fault Modeling and Testing Techniques
Regular price
€67.99
Category=TJFC
Category=UGK
Category=UY
eq_bestseller
eq_computing
eq_isMigrated=1
eq_nobargain
eq_non-fiction
eq_tech-engineering
Psychology
Product details
- ISBN 9780893917814
- Publication Date: 01 May 1993
- Publisher: Bloomsbury Publishing Plc
- Publication City/Country: US
- Product Form: Hardback
Secure
checkout
Fast Shipping
Easy returns
VLSI systems are becoming very complex and difficult to test. Traditional stuck-at fault problems may be inadequate to model possible manufacturing defects in the integrated ciruit. Hierarchial models are needed that are easy to use at the transistor and functional levels. Stuck-open faults present severe testing problems in CMOS circuits, to overcome testing problems testable designs are utilized. Bridging faults are important due to the shrinking geometry of ICs. BIST PLA schemes have common features-controllability and observability - which are enhanced through additional logic and test points. Certain circuit topologies are more easily testable than others. The amount of reconvergent fan-out is a critical factor in determining realistic measures for determining test generation difficulty. Test implementation is usually left until after the VLSI data path has been synthesized into a structural description. This leads to investigation methodologies for performing design synthesis with test incorporation. These topics and more are discussed.
brist /f George /i W.
