Layout Techniques for Integrated Circuit Designers | Agenda Bookshop Skip to content
Please note that books with a 10-20 working days delivery time may not arrive before Christmas.
Please note that books with a 10-20 working days delivery time may not arrive before Christmas.
A01=Mikael Sahrling
Age Group_Uncategorized
Age Group_Uncategorized
Author_Mikael Sahrling
automatic-update
Category1=Non-Fiction
Category=TJFC
COP=United States
Delivery_Delivery within 10-20 working days
Language_English
PA=Available
Price_€100 and above
PS=Active
softlaunch

Layout Techniques for Integrated Circuit Designers

English

By (author): Mikael Sahrling

This book provides complete step-by-step guidance on the physical implementation of modern integrated circuits, showing you their limitations and guiding you through their common remedies. The book describes todays manufacturing techniques and how they impact design rules. You will understand how to build common high frequency devices such as inductors, capacitors and T-coils, and will also learn strategies for dealing with high-speed routing both on package level and on-chip applications. Numerous algorithms implemented in Python are provided to guide you through how extraction, netlist comparison and design rule checkers can be built. The book also helps you unravel complexities that effect circuit design, including signal integrity, matching, IR drop, parasitic impedance and more, saving you time in addressing these effects directly. You will also find detailed descriptions of software tools used to analyze a layout database, showing you how devices can be recognized and connectivity accurately assessed. The book removes much of fog that often hides the inner workings of layout related software tools and helps you better understand: the physics of advanced nodes, high speed techniques used in modern integrated technologies, and the inner working of software used to analyze layout databases. This is an excellent resource for circuit designers implementing a schematic in a layout database, especially those involved in deep submicron designs, as well as layout designers wishing to deepen their understanding of modern layout rules.

See more
Current price €141.54
Original price €148.99
Save 5%
A01=Mikael SahrlingAge Group_UncategorizedAuthor_Mikael Sahrlingautomatic-updateCategory1=Non-FictionCategory=TJFCCOP=United StatesDelivery_Delivery within 10-20 working daysLanguage_EnglishPA=AvailablePrice_€100 and abovePS=Activesoftlaunch
Delivery/Collection within 10-20 working days
Product Details
  • Dimensions: 178 x 254mm
  • Publication Date: 31 Aug 2022
  • Publisher: Artech House Publishers
  • Publication City/Country: United States
  • Language: English
  • ISBN13: 9781630819101

Customer Reviews

Be the first to write a review
0%
(0)
0%
(0)
0%
(0)
0%
(0)
0%
(0)
We use cookies to ensure that we give you the best experience on our website. If you continue we'll assume that you are understand this. Learn more
Accept