Advances in Embedded and Fan-Out Wafer Level Packaging Technologies | Agenda Bookshop Skip to content
Age Group_Uncategorized
Age Group_Uncategorized
automatic-update
B01=Beth Keser
B01=Steffen Kroehnert
Category1=Non-Fiction
Category=TJFC
Category=UYF
COP=United States
Delivery_Delivery within 10-20 working days
Format=BB
Format_Hardback
Language_English
PA=Available
Price_€100 and above
PS=Active
SN=Wiley - IEEE
softlaunch

Advances in Embedded and Fan-Out Wafer Level Packaging Technologies

Hardback | English

Examines the advantages of Embedded and FO-WLP technologies, potential application spaces, package structures available in the industry, process flows, and material challenges

Embedded and fan-out wafer level packaging (FO-WLP) technologies have been developed across the industry over the past 15 years and have been in high volume manufacturing for nearly a decade. This book covers the advances that have been made in this new packaging technology and discusses the many benefits it provides to the electronic packaging industry and supply chain. It provides a compact overview of the major types of technologies offered in this field, on what is available, how it is processed, what is driving its development, and the pros and cons.

Filled with contributions from some of the field''s leading experts,Advances in Embedded and Fan-Out Wafer Level Packaging Technologies begins with a look at the history of the technology. It then goes on to examine the biggest technology and marketing trends. Other sections are dedicated to chip-first FO-WLP, chip-last FO-WLP, embedded die packaging, materials challenges, equipment challenges, and resulting technology fusions.

  • Discusses specific company standards and their development results
  • Content relates to practice as well as to contemporary and future challenges in electronics system integration and packaging

Advances in Embedded and Fan-Out Wafer Level Packaging Technologies will appeal to microelectronic packaging engineers, managers, and decision makers working in OEMs, IDMs, IFMs, OSATs, silicon foundries, materials suppliers, equipment suppliers, and CAD tool suppliers. It is also an excellent book for professors and graduate students working in microelectronic packaging research.

See more
Current price €115.94
Original price €136.40
Save 15%
Age Group_Uncategorizedautomatic-updateB01=Beth KeserB01=Steffen KroehnertCategory1=Non-FictionCategory=TJFCCategory=UYFCOP=United StatesDelivery_Delivery within 10-20 working daysFormat=BBFormat_HardbackLanguage_EnglishPA=AvailablePrice_€100 and abovePS=ActiveSN=Wiley - IEEEsoftlaunch
Delivery/Collection within 10-20 working days
Product Details
  • Format: Hardback
  • Weight: 1024g
  • Dimensions: 154 x 235mm
  • Publication Date: 29 Mar 2019
  • Publisher: John Wiley and Sons Ltd
  • Publication City/Country: United States
  • Language: English
  • ISBN13: 9781119314134

About

Beth Keser Ph.D. is a recognized global leader in the semiconductor industry with over 20 years'' experience resulting in 28 patents and patents pending and over 40 publications. She is an IEEE Senior Member whose volunteer activities and professional society responsibilities include: IEEE EPS'' VP of Education 2015 ECTC General Chair and more. Steffen Kroehnert M.SC. is Senior Director of Technology Development at Amkor Technology Holding B.V. Germany. He has more than 20 years'' experience in the semiconductor industry. Steffen is author and co-author of 23 patent filings in the area of Semiconductor Packaging Technology and an active member of IEEE EPS IMAPS SMTA VDI VDE and GPM.

Customer Reviews

No reviews yet
0%
(0)
0%
(0)
0%
(0)
0%
(0)
0%
(0)
We use cookies to ensure that we give you the best experience on our website. If you continue we'll assume that you are understand this. Learn more
Accept